

conductor circuit to be verified is simulated using the circuit diagram data and the input data, and momentary voltage/current values at input terminals and the like of the circuit elements are stored in the memory. During the operation simulation, whether or not the circuit elements satisfy their voltage/current specifications and time specifications are concurrently verified based on the voltage/current values stored in the memory.--

IN THE CLAIMS:

Please amend claims 1-10 as follows:

1. (Amended) A circuit operation verifying method for verifying that each of a number of circuit elements of a semiconductor circuit in layout design satisfies specifications, the method comprising the steps of:

loading condition information as electrical specifications on voltages and currents applied to the circuit elements, circuit diagram data representing connection information of the semiconductor circuit to be verified, and input patterns of voltages and currents used for circuit operation simulation with respect to time;

simulating operation of the semiconductor circuit to be verified while computing voltage values or current values with respect to time of the circuit elements of the semiconductor circuit being verified based on the loaded circuit diagram data and input patterns and storing the computed values in a memory; and

verifying that the circuit elements of the semiconductor circuit being verified satisfy the loaded condition information using the voltage values or the current values of the circuit elements stored in the memory, said verification being performed concurrently with said simulating operation.

42
2. (Amended) The method of Claim 1, wherein the condition information includes electrical specifications representing current density values and heat generation amounts of the circuit elements, the circuit diagram data of the semiconductor circuit includes layout information, and

current density analysis and heat generation analysis at positions inside the semiconductor circuit are performed based on the current values of the circuit elements and the layout information stored in the memory.

3. (Amended) The method of Claim 1, wherein the condition information includes time specifications representing the frequency of violation against the electrical specifications or the time period for which a violation state is allowable, and

whether or not the frequency of violation or the violation allowable time period of each of the circuit elements of the semiconductor circuit being verified satisfy the time specifications is determined using the voltage values or the current values with respect to time of the circuit element stored in the memory.

4. (Amended) The method of Claim 1, wherein upon termination of the operation simulation and a condition verification of the semiconductor circuit, results of the condition verification are displayed on a waveform display apparatus displaying results of the operation simulation or a design apparatus used for circuit design or layout design of the semiconductor circuit.

12

5. (Amended) The method of Claim 1, wherein a verification period during which a condition verification is to be executed for the semiconductor circuit or a non-verification period during which no condition verification is to be executed is designated; and

the condition verification for the semiconductor circuit is executed during the verification period, or the no condition verification for the semiconductor circuit is executed during the non-verification period.

6. (Amended) The method of Claim 1, wherein the specifications in the condition information are commonly designated for all the circuit elements of the semiconductor circuit being verified, or individually designated for the respective circuit elements.

7. (Amended) The method of Claim 6, wherein a low-precision, high-speed operation simulation is executed for the semiconductor circuit using the input patterns, to prepare operation information on the circuit elements of the semiconductor circuit being verified and circuit hierarchical information on the semiconductor circuit to be verified;

wherein a plurality of circuit portions, each having an operation pattern and a hierarchical state, in the semiconductor circuit are retrieved based on the operation information, the circuit hierarchical information, and the circuit diagram data; and

wherein the specifications in the condition information are individually designated for only one circuit portion among the retrieved plurality of circuit portions so that a condition verification is executed for only circuit-elements included in the one circuit

portion.

8. (Amended) The method of Claim 1, wherein low-precision, high-speed operation simulation is executed for the semiconductor circuit using the input patterns, to prepare operation information on the circuit elements of the semiconductor circuit being verified and circuit hierarchical information on the semiconductor circuit;

wherein a plurality of circuit portions having the same operation pattern and the same hierarchical state in the semiconductor circuit are retrieved based on the operation information, the circuit hierarchical information, and the loaded circuit diagram data; and

wherein the retrieved plurality of circuit portions are united into one circuit portion, to reduce the circuit diagram data.

9. (Amended) A circuit operation verifying apparatus for verifying that each of a number of circuit elements of a semiconductor circuit in layout design satisfies specifications, the apparatus comprising:

loading means for loading condition information as electrical specifications on voltages and currents applied to the circuit elements, circuit diagram data representing connection information of the semiconductor circuit to be verified, and input patterns of voltages and currents used for circuit operation simulation with respect to time;

operation simulation means for simulating operation of the semiconductor circuit being verified while computing voltage values or current values with respect to time of the circuit elements of the semiconductor circuit being verified based on the circuit

12
diagram data and the input patterns loaded by the loading means and storing the computed voltage values or current values in a memory; and

verification means for verifying that the circuit elements of the semiconductor circuit being verified satisfy the specifications in the loaded condition information using the voltage values or the current values of the circuit elements stored in the memory,

said verification means performing said verification concurrently with said operation simulation means performing said simulating operation.

10. (Amended) The apparatus of Claim 9, further comprising:

waveform display means for displaying results of the operation simulation of the semiconductor circuit being verified performed by the operation simulation means; and

design means used for circuit design or layout design of a semiconductor circuit,

wherein the results of the condition verification of the semiconductor circuit being verified performed by the verification means are displayed on the waveform display means or the design means.

REMARKS

I. Introduction

In response to the pending Office Action, Applicants have amended claims 1-10 so as to address the objections thereto and the rejections thereof set forth under 35 U.S.C. § 112, second paragraph. In addition, claims 1 and 9 have been amended to further clarify the intended subject matter of the invention. No new matter has been added.